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Abstract—This paper is concerned with the development and
evaluation of a number of modelling techniques which improve
Qucs Harmonic Balance simulation performance of RF compact
device models. Although Qucs supports conventional SPICE
semiconductor device models, whose static current/voltage and
dynamic charge characteristics exhibit second and higher order
derivatives may not be continuous, there is no guarantee that
these will function without Harmonic Balance simulation con-
vergence problems. The same comment also applies to a number
of legacy compact semiconductor device models. The modelling of
semiconductor devices centered on non-linear Equation-Defined
Devices and blocks of Verilog-A code, combined with linear
components, is introduced. These form a class of compact
macromodel that has improved Harmonic Balance simulation
performance. To illustrate the presented modelling techniques RF
diode and bipolar junction transistor macromodels are described
and their Harmonic Balance performance simulated with Qucs
and Xyce c©.
Index Terms—Qucs, Xyce, Harmonic Balance RF simulation,
compact semiconductor device modelling, equation-defined de-
vices, macromodels.
I. INTRODUCTION
Since the adoption by the Qucs circuit simulation commu-
nity of Equation-Defined Devices (EDD) [1] and Verilog-A
analogue modules for compact device modelling [2] they have
become amongst the most widely used forms of non-linear de-
vice model for established and emerging technologies [3]. The
release of the open source General Public License (GPL) “Au-
tomatic Device Model Synthesizer” (ADMS) [4], has ensured
that Verilog-A will remain one of the dominant compact mod-
elling languages for the foreseeable future. Although ADMS
only handles a sub-set of Verilog-A it includes a number of
language statements which simplify compact semiconductor
device model design [5]. Verilog-A modules and EDD models
are now established as important Qucs modelling features.
Qucs treats EDD models and Verilog-A modules as non-linear
entities, including those with interface ports linked to internal
model nodes via resistors implemented with EDD two terminal
branches or Verilog-A code. This structure implies that only
non-linear components are connected to internal model nodes.
In general, such models function well in the DC, AC and
Transient simulation domains without problems. However,
the reverse is true with Harmonic Balance (HB) simulation,
mainly due to problems occurring when circuits are partitioned
into a frequency domain linear subcircuit and a time domain
non-linear subcircuit or because of large changes in device
bias points between circuit equation iterative solution steps [6].
Circuit nodes with only non-linear components connected can
make partitioning difficult, often resulting in HB simulation
non-convergence [6]. A revaluation of the role of EDD and
Verilog-A modules suggests that reserving either for the non-
linear sections of an HB model reduces partition failure,
provided the remaining model components are linear and at
least one linear component is connected to each macromodel
node. Moreover, this structure naturally builds into a com-
pact macromodel. Non-linear EDD and Verilog-A modules
with current or charge characteristics that have discontinuous
differential terms can also be a source of HB simulation
non-convergence. This paper introduces EDD and Verilog-
A macromodelling techniques which attempt to eliminate the
problems found with Qucs HB circuit partitioning and device
model discontinuities. Semiconductor diode and BJT Qucs HB
models are described and their performance simulated with
Qucs and Xyce c©[7].
II. MODELLING A DIODE NON-LINEAR STATIC
CURRENT-VOLTAGE CHARACTERISTIC
A basic compact device model for a semiconductor diode
is shown in Fig. 1. To prevent HB floating point numeri-
cal overflow in the diode forward bias region of operation
the Verilog-A function limexp is often used to calculate
diode current, rather than the standard exponential function
exp. When computed diode voltages have a value such that
δ · V d > 80 function limexp linearizes the diode current
characteristic equation in an attempt to prevent numerical
overflow. At the crossover point between the diode exponential
and linear regions of operation the Id and dId/dV d curves
are continuous. Qucs C++ code represents real numbers using
IEEE binary 64 bit real numbers. These have a decimal range
of roughly ±2.23 · 10−308 to ±1.80 · 10308. Writing the diode
equation given in Fig. 1 in terms of a critical voltage V crit,
which represents the value of V d where Id changes from the
exponential to the linear region of operation, yields equations
1 and 2 respectively.
Id = Is · (exp(δ · V d)− 1), ∀(V d <= V crit) (1)
Id = Is ·exp(δ ·V crit) · [1+δ ·(V d−V crit)],∀(V d > V crit)
(2)
where where exp(δ · V crit) >> 1.0 and V crit = 308/δ
volts. For N = 1 and T = 300 Kelvin, V crit(max) ≈ 7.7
volts. Hence with N =1, adopting a value of V crit near
to, but below 7.7 volts, will ensure that values of V d below
V crit do not cause floating point overflow when calculation
Id [6]. In the exponential region of operation the first and
higher order current derivatives are continuous which is ideal
for HB simulation. However, in the linear region of operation
(V d > V crit) only the first order derivative is continuous.
Figures 2 and 3 introduce a non-linear EDD model and a
Verilog-A module which, when either are combined with linear
resistors Rs and Rp, form a compact diode macromodel.
Typical simulated DC data for a diode macromodel under test
are given in Fig. 4. The test circuit has V crit = 0.6 volts.
This value is set artificially low in order to demonstrate the
change from the exponential to the linear region of operation
in the diode Id characteristic. In Fig. 4 the plot of d
2Id
dV d2 against
V d clearly illustrates a discontinuity at V d = 0.6 volts. A
Fig. 1. A semiconductor diode static I/V model: N is the diode emission
coefficient, e is the electron charge, K is the Boltzmann constant, T is the
diode temperature in Kelvin, Rs is the series bulk and contact resistance and
Rp a diode junction parallel leakage resistance.
Fig. 2. A diode compact macromodel: (a) Qucs schematic symbol and
macromodel circuit, (b) Qucs EDD diode current I1 selected with function
step(). For clarity I1 is displayed on more than one line.
more general equation for the diode model current Id, when
V d > V crit, is given by equation 3.
Id = Is·exp(δ·V crit)·
p∑
i=0
δi
i!
(V d−V crit)i ∀(V d > V crit)
(3)
where 0 ≤ p ≤ 5. Illustrated in Fig. 5 are a typical set of
DC simulation data obtained from the test circuit shown in
Fig.4 and a diode model based on the extended macromodel
defined by equation 3. In this example both Diff1 and
Diff2 are continuous, making the model more suitable for
HB simulation.
III. MODELLING DIODE NON-LINEAR DYNAMIC CHARGE
CHARACTERISTICS
Semiconductor diode diffusion and depletion capacitance
are given by equations 4, 5 and 6 [11].
Cdiff =
dQdiff
dV d
= Tt · dId
dV d
(4)
where Tt is the diode transit time in seconds.
Cdep =
dQdep
dV d
= Cj0 ·
[
1− V d
V j
]−M
∀
(
V d <
V j
2
)
(5)
Cdep = 2M ·Cj0 · [2 ·M · V d
V j
+ (1−M)] ∀
(
V d >=
V j
2
)
(6)
where Cj0 is the zero bias junction capacitance in Farads,
M is a pn junction grading coefficient, V j is the junction
potential voltage in Volts, and Qdiff and Qdep are stored
diffusion and depletion charges in Coulombs respectively. To
reduce the effect of the discontinuity in equation 5 at V d = V j
the depletion capacitance can be represented by equations 5
and 7.
Cdep = 2M · Cj0 ·
p∑
i=0
(V d− V max)i
i!
,∀
(
V d >=
V j
2
)
(7)
Fig. 3. Qucs diode Verilog-A code: diode current I(pa, pk) selected with
ternary operator x?y : z.
Fig. 4. Qucs compact diode macromodel test circuit and simulated DC current
characteristics: Id−DC = Id, Diff1 = dIddV d , and Diff2 =
d2Id
dV d2
.
Fig. 5. Extended diode compact macromodel simulated DC current charac-
teristics for p = 2, V crit = 0.6 V , Is = 7e − 9 A, Rs = 1e − 6 Ω and
T = 300 Kelvin: Id−DC = Id, Diff1 = dIddV d , Diff2 =
d2Id
dV d2
and
Diff3 = d
3Id
dV d3
.
where 0 < p ≤ 5. Although equation 7 gives an approximate
value for Cdep at V d > V j/2 it is normally acceptable
because Cdiff is the dominant capacitive component in this
region of diode operation. Setting p = 2 and integrating
equations 4, 5 and 7 gives
Qdiff = Tt · Id (8)
Qdep = Cj0 ·
(
V j
(1−M)
)
·
[
1−
(
1− V d
V j
)1−M]
,
∀
(
V d <
V j
2
)
(9)
Qdep = 2M · Cj0
[
V diff +
V diff2
2
+
V diff3
6
]
,
∀
(
V d >=
V j
2
)
(10)
where V diff = V d − V max and V max = V j/2. A
modified EDD macromodel which includes Qdiff and Qdep
is shown in Fig. 6. The Verilog-A code for this model is
similar to the module code listed in Fig. 3 with I(Pa, Pk)
<+ ddt(Q1) added, where Q1 = Qdiff + Qdep. Shown
in Fig. 7 is a test circuit for extracting semiconductor diode
capacitance from S parameter simulated data. In this circuit
the diode under test has series resistance Rs set at 0.1µΩ to
ensure that Rs does not affect the accuracy of the extracted
values of Cd. The diode under test has DC bias voltage
V dc swept over the range 0 to 0.8 volts and, at each bias
point, S[1, 1] determined with Qucs S parameter simulation.
Conversion of S[1, 1] to y[1, 1] allows diode capacitance
values to be extracted from the imaginary component of the
y[1, 1] data; Cd = imag(y[1, 1]/(2 · pi · frequency). Diode
parameter V j is set at 0.6 volts to be able to observe any
discontinuities in the diode capacitance characteristics. Fig. 7
presents plots of Cd, and its first two derivatives, with respect
to diode bias voltage V d. These suggest that the change in
depletion capacitance given by equations 5 and 7 is smooth
and does not introduce any significant discontinuities in the
diode capacitance characteristic.
IV. HARMONIC BALANCE AND TRANSIENT SIMULATION
OF AN RF DIODE DETECTOR
The diagram in Fig. 8 shows an unbiased RF diode detector
circuit and a set of Qucs HB simulation output voltage and
diode current spectral plots for a 915 MHz five volt peak AC
input signal. The detector diode model parameters are similar
to the AVAGO HSMS-2820 published SPICE parameters [8].
R1
R=RsO2
R2
R=RsO2
Pa
Pk
R3
R=1e9
12
Equation
Eqn1
Delta=q/(N*kB*TKelvin)
TKelvin=Temp+273.15
Xcrit=Vcrit*Delta
Expcrit=exp(Xcrit)
Vmax=Vj/2
P0=1-M
P1=Cj0*Vj/P0
P15=Cj0*2^M
RsO2=Rs/2
D1
I1 = Is*(exp(Delta*V1)-1) *step(-Delta*V1+Xcrit) +  
       Is*(Expcrit*(1+(Delta*V1-Xcrit)+(Delta*V1-Xcrit)*(Delta*V1-Xcrit)/2)*
       step(Delta*V1-Xcrit) ) 
Q1=(Tt*V2/RsO2+P1*(1-(1-V1/Vj)(1-M)) )*step(-V1+Vmax) +
       (Tt*V2/RsO2+P15*( (V1-Vmax)+(V1-Vmax)*(V1-Vmax)*(0.5+(V1-Vmax)/6 )  ) )*
       step(V1-Vmax)
I2=0
Q2=0
Fig. 6. A semiconductor diode EDD macromodel including dynamic charge
characteristics. For clarity EDD D1 current I1 and charge Q1 are displayed
on more than one line.
Fig. 7. Diode compact macromodel S parameter simulation: test circuit and
Equation scripts for extracting diode capacitance from Qucs S parameter
simulated values.
This particular circuit illustrates the performance of the diode
HB compact macromodel and how effective HB simulation is
in determining the AC steady state response of RF circuits,
particularly when compared to number of AC input signal
cycles needed before the transient simulation output voltage
Nout.V t approaches a steady state response, see Fig.9.
Fig. 8. RF diode detector test set and HB simulation data plots: Is =
7e−9A, N = 1, V j = 1.0V , Rs = 6Ω, Cj0 = 0.7pF and Tt = 1e−12s.
Fig. 9. RF diode detector transient simulation data plots: Nout.V t and
Id−TRAN against time.
V. A BJT COMPACT MACROMODEL FOR HB SIMULATION
A Qucs compact macromodel for an npn BJT modelled
by a large signal Ebers-Moll I/V characteristic and non-
linear stored charge is given in Fig. 10. This macromodel is
constructed from a nonlinear block called npnBlock and three
linear resistors connecting port terminals PC1, PB1 and PE1
to npnBlock. Figures 11 and 12 present details of the npn BJT
nonlinear static current and dynamic charge properties derived
from the semiconductor diode model introduced previously.
Figure 13 introduces a basic BJT test bench and a set of
Qucs HB and transient simulation derived frequency domain
spectral plots for the voltage at output node Pc. The latter
being obtained with FFT techniques, see Qucs equation Eqn5
Fig. 13. DC voltage sources V 3 and V inDC were set at 15V
and 0.65V to bias the BJT output node Pc at a quiescent
DC voltage of approximately 10V at a collector current of
2mA. Comparison of the HB and transient voltage spectral
data for node Pc, with V inAC a single tone AC test signal
of 1MHz frequency and 20mV peak amplitude, indicates good
agreement between both sets of data. The latest development
version of Qucs/spice4qucs [9] includes routines for generat-
ing Xyce netlists from Qucs schematics. A Xyce netlist for the
npnBlock macromodel is given in Fig. 14. This netlist has a
similar structure to both the Qucs EDD npnBlock model, Fig.
11, and the Verilog-A npnBlock module, Fig. 12, introduced
previously. However, some minor adjustments were required
Fig. 10. An npn BJT compact macromodel: symbol and circuit.
Fig. 11. A Qucs npn BJT EDD macromodel block npnBlock: For clarity
EDD D2 and D3 currents (I1) and charge Q1 are displayed on more than
one line, BJT current and charge equations are selected with function step().
Fig. 12. A Qucs npn BJT Verilog-A code block npnBlock : BJT current
and charge equations are selected with ternary operator x?y : z.
to the Xyce netlist due incompatibilities in some parameter
and function names, for example Qucs Temp is replaced
by TempCir and Qucs function step() is replaced by Xyce
function stp(). Shown in Fig. 15 is the Xyce HB simulation
spectral data for the magnitude of the voltage at test circuit
node Pc. The date illustrated in Fig. 15 confirms the values
obtained with Qucs HB simulation.
Fig. 13. A BJT HB and transient simulation test bench: Circuit, node Pc
HB simulation data and frequency domain spectral plot of transient simulation
data.
Fig. 14. A Xyce npn BJT SPICE subcircuit npnBlock : BJT current and
charge equations are selected with function stp().
VI. AC AND HARMONIC BALANCE SIMULATION OF A
SINGLE STAGE RF BJT AMPLIFIER
The schematic for a single stage Rf BJT amplifier is
illustrated in Fig. 16. This amplifier is designed to give a 20dB
voltage gain at midband frequencies. The theoretical midband
Fig. 15. Xyce HB simulation data for the magnitude of node Pc voltage:
Test configuration identical to Fig. 13.
magnitude of the amplifier voltage gain is given by equation
11 due to the negative feedback introduced by resistor R9.
The Qucs plots of small signal AC and HB simulation data
show very similar values for the output voltage at node Nout.
V gain ≈ 20 · log(R1/R9) (11)
Fig. 16. A 20dB single stage npn transistor RF amplifier: circuit, small signal
AC voltage gain and HB simulation data obtained with R9 adjusted to give
a gain of 20dB at 1MHz.
VII. CONCLUSIONS
Harmonic Balance simulation of RF circuits is rarely im-
plemented in GPL circuit simulators derived from Berkeley
SPICE 2g6 or 3f5 [10]. Currently, Qucs includes single tone
HB simulation. This paper introduces a compact macromod-
elling approach to Qucs HB simulation which is suitable for
simulating RF discrete and integrated circuit steady state AC
performance The proposed modelling technique introduces a
compact macromodelling structure which reduces HB linear
and non-linear circuit partitioning problems and helps reduce
the effects of discontinuities in model current and charge
differential characteristics on HB solution convergence. Expe-
rience with the proposed Qucs HB compact macromodelling
method has shown that it is suitable for any general purpose
circuit simulator provided it implements HB simulation and
can handle Equation-Defined Devices or Verilog-A analogue
modules. HB simulation data for a semiconductor diode and
an npn BJT are reported. This data was obtained from test
simulations using both the Qucs and Xyce GPL simulators.
Good agreement was found between the steady state AC
simulation results obtained from Qucs HB simulation and
transient time domain simulation.
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